Abstract
Introduction
Contrasting to fixed circuit solutions such as application specific integrated circuits (ASICs), field programmable gate and analog arrays (FPGAs and FPAAs) are advantageous for space applications due to their flexibility of being programmed after launch. While FPGAs are already being utilized in space applications, their analog counterparts have yet to be tested in space.
Planetary exploration and long-term satellite missions require radiation and extreme-temperature hardened electronics to survive the harsh environments beyond Earth's atmosphere. Failure to take appropriate precautions in this area could lead to disastrous consequences, potentially jeopardizing the vehicle, the mission and, in fact, future missions as well. Thus for long-term missions it is essential that all electronics can somehow deal with faults.
There are two main approaches possible to achieve the needed survivability of electronics in extreme environments. The first is to use materials/devices that are less affected by environmental conditions such as temperature. National Aeronautics and Space Administration (NASA) has invested in SiGe solutions, which have shown a good response and stability all the way to very low temperatures (-230 o C and below) [1] . The second approach is to allow variations of devices with temperature, but to compensate for them at the circuit and sub-system level. This is the approach of the Self-Reconfigurable Electronics for Extreme Environments project. Reconfigurability at a fine level includes programming current and voltage sources injecting compensation signals to the circuits (tunability is a more appropriate term at this level). On the other hand reconfigurability at a coarser (block) level allows encapsulation of high-performance circuits in cells and a good number of resources that can be interconnected as needed to form a number of circuits and subsystems.
The limitation of current FPAA in terms of reduced type or small number of cells is overcome by employing a larger number of cells/building blocks (BB) with a larger diversity. Thus, compared to commercial solutions this has the advantages in terms of (1) larger variability of the cells, (2) total number of cells, and (3) extended temperature operational range (from -180C to 125C). While in our prior work, BBs were of very fine granularity (as in field programmable transistor arrays, FPTA, and most refined to transistor level in FPTA-0 [2] ) the SRAA uses buildings blocks of common encapsulated granularity, with advantages in frequency response because of fewer parasitic losses. Compared to our FPTA architecture [3] , [4] that would only map circuits operating in the ~ 100 kHz range, the SRAA is expected to operate beyond ~5MHz.
We have implemented a number of test chips as operational transconductance amplifiers (OTA) and have demonstrated that OTA can be compensated algorithmically. These tests were conducted using appropriate equipment for temperature control (-196°C to 130°C range) [5] . Higuchi [6] has demonstrated working of OTA cells for design of filters by exploiting programmable current biases to tune circuits using evolutionary algorithms to compensate for fabrication variations. In our case of circuits implemented with OTA, the tuning successfully compensated not for parameter variation due to mismatch but for temperature-induced deviations within -180C and 120C range.
The most recent Self-Reconfigurable Analog Array (SRAA) designed at JPL specifically provides the capability of temperature compensation combined with the availability of a variety of elementary cells. This offers sufficient flexibility to map a number of specific circuits for which mission-oriented ASICs were designed in the past. The SRAA cells were designed with built-in tunable knobs offering degrees of tuning and programmability for compensation for effects that come from temperature variations. A special characteristic of the architecture is that the on-line normal operation can continue uninterrupted while optimal compensation is determined on a set of reference cells. The result of compensation is then transferred to the main array. This is the first fieldprogrammable architecture that allows on-line real-time adaptation while its main function is performed, providing a means of adaptation with hardware in the loop that does not jeopardize system safety. Currently, the algorithmic control for adaptation and reconfiguration is on a separate digital ASIC, which in future could be integrated into selected SRAA versions.
The paper is organized as follows. Section 2 presents an analysis of NASA-designed ASICs implementing functions for sensing and actuation. The analysis results in a selection of a common set of BBs that has been incorporated in multiple designs. Section 3 presents the SRAA architecture incorporating the selected set of BBs in an array of operational cells. For each group of cells of one type there is also a reference/test cell of the same type, on which adjustments and calibration can be performed even during run-time. It also describes the digital controls that permit multiple functions and hierarchical adaptation. Section 4 illustrates examples of mapping a circuit using SRAA cells and shows various simulation results.
Analog circuits for sensing and actuation in space avionics
An analysis of NASA-designed ASICs implementing functions for sensing and actuation reveals that a number of BBs is common to multiple designs.
The Table 1 below is a part of a larger table that reviews circuit BBs utilized in a variety of NASA designed sensors and power control chips.
Based on the analysis of a number of ASICs, the following types of BBs (and their numbers in circuits) were selected for the first generation SRAA: Different implementations of the same building block were selected as needed for the functions. For instance, two kinds of OpAmps were implemented, conventional OpAmp and Low Offset (or Ping-Pong) OpAmp. The later presents an input offset voltage below 100uV. The comparator has a conventional and also a high-speed (more than 5MHz) implementation.
Based on the requirements of each application, a building block is replicated 4 times, resulting in a 4x6 analog array. In addition, an extra copy of each cell will serve as reference for adjustment, as explained in the next sections.
Self-Reconfigurable Analog Array
This section presents the SRAA architecture incorporating the selected set of BBs in an array of operational cells. As mentioned earlier, for each group of cells of one type there is a reference/test cell of the same type for adjustments and calibration during runtime.
SRAA architecture
Main components of the SRAA architecture are the analog cell arrays (divided into reference and functional array), the switch box and the test fixture ( Figure 1 ). The SRAA is externally controlled by an FPGA and a digital ASIC. These are described below. 
Analog Array
The analog array is divided into the functional and the reference analog arrays. The reference analog cells are individually excited/probed through the test fixture to check for degradation. The functional array is configured to implement the system functions described in Section 2. 
Tuning cells by programmable controls
All analog cells have one or more extra input points that allow circuit calibration for extreme temperature recovery. As an example, a ping-pong OpAmp circuit was designed which has two current mode calibration points that are used to bias the pre-amps. Other cells use voltage mode calibration points. The biases are obtained from DACs, as shown in Figures 2 and 3. 
Digital programmable controls for function select and SRAA ope ration
The SRAA is initialized through the configuration of one or more system applications in the functional array. In the current implementation the switch box interface signals shown in Figure 4 are obtained from an external FPGA. The associated DACs of the functional cells ( Figure 3 ) being utilized are programmed to provide the default (room temperature) calibrating voltages/currents for the functional cells. These DACs are also programmed by the FPGA (Figure 5 ). Once the functional and reference array are programmed, the reference cells are sequentially monitored to check for behavior degradation, particularly when the chip is exposed to extreme temperatures or radiation. The reference cells are tested using the test fixture, which consists of two (excitation) DACs and two ADCs as shown in Figure 1 . These data converters are also controlled through the FPGA, the interface being shown in Figure 6 . As an example, the slew-rate of an OpAmp cell can be monitored by the application of a step voltage through the excitation DAC and evaluating the response coming from the excitation ADC. Figure 6 shows the excitation DAC/ADCs, each with its own 8-bit data bus. The FPGA also provides the control signals for the DAC (clock, latch and select) and ADC (RST and clock). Two excitation DACs are needed to provide up to 2 inputs to the reference cells; one ADC to probe the cell output and the second to probe one of the inputs.
Once an analog cell response goes out of specification, possibly due to temperature or radiation effects, the FPGA will recalibrate the corresponding reference cell by reprogramming its respective reconfiguration DACs. This involves a search process over the possible calibrating voltage/currents at the particular analog cells. The search process will be controlled by a third digital ASIC chip that implements a search algorithm. Once new values are found that recover the behavior of the reference cell, the same are used to re-program the configuration DACs of the associated functional cells. This tuning process assumes that for each type of cell, its functional and reference versions will display the same behavior. This assumption may usually hold when the SRAA chip is exposed to extreme temperatures; nevertheless, it will probably not hold when the chip is exposed to transient radiation effects (SEU -single event upset), since its effect is not uniform across the chip. In this case the functional cells will also have to be probed individually for correction. Since the chip is fabricated in a rad-hard process (Honeywell), the SRAA will tolerate permanent radiation effects (Total Ionization Dose -TID) up to 300Krad.
Finally, the data converters are also assumed to be temperature insensitive based on simulations. However, due to limitations in the simulation models, the actual behavior may present variations. Small temperature variations (such as offset or small decrease in resolution) in the data converters can possibly be compensated by the inherent feedback control performed by the search algorithm.
Mapping a variety of circuits by selective interconnect of SRAA cells

Mapping circuits into SRAA
This section illustrates examples of circuit implementations using the SRAA cells. This is shown in Figure 7 for the instrumentation amplifier. This circuit uses two types of functional cells, conventional and Ping-Pong OpAmps. The cells and external I/Os are interconnected through 18 switches controlled by the switch box chain assigned to the Instrumentation Amplifier function. Different circuit implementations can be selected depending on the switch configuration. 
Functional simulations
This section shows simulation results of circuits mapped into the SRAA cells. All the switches are opened until 4μs after, when the switch chain is programmed. The instrumentation amplifier amplifies the differential input (higher frequency in this case) and rejects the common mode signal (lower frequency). Figure 10 shows the simulation results of the PWM circuit shown in Figure 8 . This circuit takes three inputs (ramp, clock, and control) and produces one output. The pulse width at the output increases with the control input as shown in Figure 10 . 
Adaptation to environment
A hierarchical approach to calibration/compensation has been adopted. A first level compensation involves mapping corrections that were predetermined, either through model-based computation or tests with the devices in the actual environment. A second level involves finding solutions through gradient-descent searches that are less computationally expensive and hence faster. Finally, a third level is employed in case that previous levels did not succeed, and a global search, using evolutionary algorithms, is employed.
Conclusions
The SRAA offers a solution to the need for flexible, survivable extreme environment electronics. The flexibility offered by the presence of a wide variety of cells allows the implementation of a number of functions for sensing and actuation applications. Simulations show that the chosen architecture is capable of implementing in the same chip, by consequent configuration/ reconfiguration, a variety of topologies that previously were implemented with specialized ASICs.
The SRAA is designed to maintain a stable operation over a wide temperature range of more than 300C, from -180C to 125C. Over this range, parameters of interest may vary with less than 1-5 % deviation from their 27C value, depending on the circuit. This is achieved by temperature-oriented designs and exploitation of tuning points additionally included in the circuits and which allow algorithmic driven digital programmable compensation through programmable current/voltage signals/biases. The availability of the SRAA as an off-the-shelf component for space avionics designs would greatly reduce the development cost and development and integration/ validation time.
Special innovations contributed with this SRAA include:
• A solution for on-line adaptation by the use of functional cells and reference cells. While the functional cells are actively involved in the mapped function, the reference cells are monitored and calibrations are determined in the case of deviations. The calibration/tuning is then transferred to the functional cells without stopping the operation.
• A hierarchical approach to calibration/ compensation is used. A first level involves mapping corrections that were predetermined, either through model-based computation or test with the devices in the actual environment. A second level involves finding solutions through gradient descent searches that are less computationally expensive and hence faster.
Finally, a third level is employed in case that previous levels did not succeed, when a global search, using evolutionary algorithms, is employed.
